IQRF OS

Operating System

Version 3.00 for TR-52B and TR-53B

User's Guide





Content

IQRF platform	3
Compatibility	
IQRF OS versions and history	
OS Principles	
Concept of OS plug-ins	
IQRF OS Architecture	
RF circuitry	
Microcontroller	
Memories	
Program memory (Flash)	
Data memory (RAM)	
Data memory (EEPROM)	g
Identification	
Module data	
Application data	
Control	
Operation modes	
Real time	
Watchdog	
TR module Sleep	
RF Sleep	
RX chain	
Other PIC peripherals	
Reset	
Temperature measurement	
Battery check	
LED indication	
Debug	
SPI	
RF	
RF overview	
RF networking	
RF transmitting	
RF receiving	
Filtering	
Routing	
Bonding	
Appendix 1	
EEPROM map	
RAM map (PIC16F886)	
Appendix 2	
868 MHz band channel map	
916 MHz band channel map	
Documentation and Information	
Document revision.	
Sales and Service	
	~



IQRF platform

IQRF is a wireless license free platform for ISM bands (868 and 916 MHz). Compact transceiver module (TR) has built-in operating system (OS) and is fully user programmable in C language using powerful OS functions including RF (wireless) as well as SPI (4-wire serial) communication and complex IQMESH networking support. No link layer is provided, the entire functionality is fully up to user application.

Compatibility

TR module	current OS	modulation		
TR-11A	v2.08	ASK		
TR-21A v1.02 and v1.03	V2.06	ASK		
TR-31B	v2.10 for 3xB	ASK		
TR-32B	V2.10 101 3XB	ASK		
TR-52B	v3 00	FSK		
TR-53B	v3.00	FSK		

Communication is possible among TR modules with the same type of modulation only. OS v3.00 is compatible with 2.11 in STD mode only.

The modules are delivered with IQRF OS allowing realization of common networking device (Node) as well as network Coordinator (software selectable), both able to work additionally also as a router on background (see RF networking).

IQRF transceiver modules allow **upgrades** to current OS version. This service must be done by the manufacturer.



IQRF OS versions and history

Version	Main differences	Release	Status
	Up to 65 000 devices and up to 240 hops in IQMESH network		
0 00 fam 5D	New power management, 35 uA in XLP RX	I== 0044	current for TR-52B
v3.00 for 5xB	Discovery, real time transparent routing, low power routers	Jan 2011	and TR-53B
	Many other outstanding features		
	RF power management supported (setRFmode, checkRF,)		
v2.11 for 5xB	RF channels available	Mar 2010	not for new designs for TR-52B and TR-53B
	selectable RF bit rate (provisionally for experimental purpose)		101 1R-52B and 1R-53B
	In addition to that for 3xB:		
v2.10 for 5xB	868 MHz or 916 MHz band software selectable	lon 2010	for TR-52B and TR-53B
V2.10 101 5XB	Enhanced battery check	Jan 2010	not for new designs
	RF IC sleep mode supported		
	concept of OS plug-ins		
v2.10 for 3xB	RF power not limited during bonding	Dec 2009	current for TR-31B
V2.10 101 3XB	green LED support, LED functions renamed	Dec 2009	and TR-32B
	User RAM limited to 0x1CF		
v2.09	minor change in first falling to Sleep mode	Jul 2009	not for new designs
V2.03	bonding robustness increased		Hot for fiew designs
v2.08	broadcast message support added	Oct 2008	current for TR-11A
V2.00	implemented in TR-31B modules	Nov 2008	and TR-21A
	bug in the setLoggingOff() function fixed		
v2.07	Wake-up on pin change improved. To utilize it, the sequence	Sep 2008	not for new designs
	GIE = 0; RBIE = 1; is required just before iqrfSleep().		
v2.06	minor change in routing	Aug 2008	not for new designs
	higher RF noise immunity		
v2.05	corrected transfer of MPRWx while not routing	Aug 2008	not for new designs
	several minor bugs not affecting module functionality corrected		
	setNetworkFilteringOn() switches just packet from active network (1)		
	or 2), non-networking communication ignored	11.0000	internal release and
v2.04	Wake-up on pin change under user's control. Default disabled. To enable out DRIF = 1 before ignfSleep(). Not competible with	Jul 2008	internal release only
	To enable, set RBIE = 1 before iqrfSleep(). Not compatible with previous versions (permanently enabled in Sleep up to v2.03).		
	BufferCOM size increased from 35B to 41B		
v2.03	Number of nodes in one network increased from 128 to 239	Jul 2008	not for new designs
12.00	Minor bug in routing fixed	00.2000	Hot for How doorging
v2.02	minor SPI bug fixed	May 2008	not for new designs
-	function wipeBondNR() added		
v2.01	function batteryValueOK() added	Mar 2008	not for new designs
	Much more effective, easier to use, higher performance		
	Networking totally reworked. Extended capability. Complete IQMESH.		
	SPI on background		
	Encoded network communication		
v2.00	Indirect RAM access	Jan 2008	not for new designs
V2.00	Temperature measurement supported by OS	Jan 2000	Thou for new designs
	Supports user application debugging directly by IQRF OS		
	Many other improvements		
	• IDE – complete development environment with all SW tools		
	integrated including effective debug tools		
v1.14	previous generation	Jul 2007	not for new designs





OS Principles

The IQRF system is designed to allow using of RF wireless connection according to user's needs. Transceiver modules contain microcontrollers for controlling the transceiver operations and for executing of user defined functioning.

Patented IQRF transceiver module architecture has two software layers:

- Basic routines programmed in advance by the manufacturer. The set of such functions is called **operating system** (OS).
- Application layer utilizes routines from the basic layer to customize the module for user specific operation.





The user application so called "runs under the operating system" which means that this is invoked from OS, uses OS functions and is (should be) under OS control.

OS functions need not run sequentially (next function invoked not until the preceding one is finished) but some operations can run so called "in background" (the function arranges execution of requested operations which runs independently and immediately returns the control back to superior program). In this way more processes can run "simultaneously". Then the program structure is that besides of execution running sequentially "in foreground" several tasks in background can be running. IQRF OS allows to run even very complex operation including complete SPI communication protocol in background. This makes real-time programming really easy.

IQRF OS supports communications:

- RF (radio), including networks in peer-to-peer and IQMESH topologies.
- Standard serial **SPI** (slave mode) interface for connection to peripherals or to PC (e.g. via CK-USB-04).

Other communications can be realized with a user program (I²C, UART, ...).

Complex standard communication interfaces (USB, Ethernet, GSM, ...) can be realized using IQRF gateways.

OS supports low power consumption of IQRF transceivers with the **Sleep** functions when operation of TR module or RF IC is reduced/stopped.

To increase the reliability the **watchdog** function is used. This is implemented in microcontroller hardware and controlled via user program.

Concept of OS plug-ins

IQRF operating system can be extended via optional plug-ins.

Plug-in is a SW module delivered (typically by the IQRF manufacturer) as a file with the .IQRF extension. It should be uploaded to the TR module by the IQRF IDE and an IQRF programmer (e.g. CK-USB-04). The procedure is similar to uploading a user program.

More plug-ins can be used at the same time.

To utilize a plug-in, corresponding header files (with the .H extension, also delivered with the plug-in) should be included to source program similarly to other system header files.

Example: #include "plug-ins/PlugInXY.h"

Then all plugged-in functions are available like standard system ones.








IQRF OS Architecture

Hardware of the transceiver module with a microcontroller including the IQRF OS results in architectural model:



Individual blocks:

- · Memories:
 - program memory (Flash)
 - · data memory (RAM)
 - data memory (EEPROM)
- · Communication interface:
 - RF (wireless)
 - SPI (standard serial, 4-wire)
- Temperature sensor (TR-52B only)
- Power supply check
- Digital I/O (input/output).
- A/D converter
- Time base support: calibrated 10 ms interval (tick) generator in background and supporting functions
- 2 LEDs control in OS background
- IQMESH networking
- Debug: OS support for testing and debugging

Resources partially depend on transceiver module type.



RF circuitry

Main features:

- Bands: 868 MHz/916 MHz, SW selectable (default 868 MHz). Default 916 MHz on request.
- Channels: Frequency channels SW selectable in accordance with the CEPT ERC/REC 70-03 General License. See Appendix 2.
- Bit rate: SW selectable (1.2 kb/s, 19.2 kb/s, 57.6 kb/s and 86.2 kb/s). Default is 19.2 kb/s, other bit rates are provisionally intended for experimental purposes only. Routing is tested for 19.2 kb/s only.
- RF output power: up to 3.5 mW, SW selectable in 8 steps.
- · Various sleep modes to reduce overall current consumption and optimize response times.
- RF RX and TX power management modes.

Microcontroller

IQRF OS for TR-52B, TR-53B and compatibles is implemented in the **PIC16F886** MCUs (8-bit microcontrollers by Microchip) – datasheet see [8].

PIC hardware resources and their utilization in TR modules with OS:

PIC HW reso	urces	Utilization				
Program memory	Flash	1024 instructions				
Data memory	RAM	40 B – user data				
Data memory	KAIVI	172B – communication/system buffers				
Data momory	EEPROM	Node: 160 B user data + 32B application data				
Data memory	EEFROW	Coordinator: 0 B user data + 32B application data				
I/O pins	TR-52B	6 × I/O				
I/O pins	TR-53B	7 × I/O				
A/D converter (10b)		2 (TR-52B) or 3 (TR-53B) external analog inputs				
Serial	SPI (slave)	Supported by OS in background				
communication	I ² C	Realized by PIC HW module and user function – see Application examples [10]				
Communication	UART	Realized by PIC HW module and user function – see Application examples [10]				
Interrupt		Not user available. It can be disabled just for a short period if necessary.				
Stack (for subroutine	s, shared	Max. 2 levels of subroutine calling is allowed except of RFTXpacket() and				
with interrupt)		RFRXpacket() (1 level allowed) and bondNewnode(), bondRequest() and				
		answerSystemPacket() (must not be called in subroutines at all).				
Power-on reset		Utilizes HW filter to eliminate improper power-up rising and spikes to some extent.				
Brown-out reset		Disabled. Can be enabled during operation and disabled in Sleep by the				
		manufacturer on request.				
Power-up timer		Disabled				
Watchdog		Time-out can be set from 1 ms to 268s or disabled at all by SW. Default is enabled,				
		time-out ~ 4 s. WDT time-out varies with temperature, supply voltage and other				
		conditions from part to part. See PIC datasheet [8].				
Oscillator		Internal RC, 8 MHz (500ns instruction). Switching to lower clock is allowed but not				
		recommended for keeping correct OS functionality especially during				
		communication. IQMESH timing precision is not limited by precision of this oscillator				
		when calibrated by the calibrateTimer() OS function.				
Configuration words	("Fuses")	CONFIG1 = 0x2014, CONFIG2 = 0x38FF				

These resources can be under OS supervision and the user should access them in accordance with this manual and possible requirements resulting from hardware construction of the module and OS implementation.

Configuration changes and direct access to some resources by the user can be limited or not allowed at all. Serviceability of some resources depends on using of some other ones at the same time (some hardware communication modules, pins and memory areas are shared for more functions, ...).

Parts of memories are dedicated to PIC core, peripherals and operating system. Direct access (via the EEDATA register) to the EEPROM is not allowed at all, extra OS functions are intended for this. Flash memory is user accessible for uploading the program and OS plug-ins to the microcontroller using the IQRF development kits only. Indirect RAM access using the FSR register is not allowed due to security reasons. Instead of this IQRF OS provides complete support for indirect addressing using extra system functions. Not dedicated user inputs/outputs, peripherals (e.g. I²C and UART) and RAM locations can be accessed directly according to user's needs.

Details see datasheets of the transceiver modules [7], PIC datasheets [8] and Appendix 1 – RAM and EEPROM maps. In doubt, refer to IQRF support by the manufacturer [6].



Memories

For memory purposes the IQRF OS uses internal memories of the microcontroller only. (TR-5xB also uses external serial EEPROM dedicated to OS, not user accessible.)

Individual parts of memories are:

- · Dedicated to the microcontroller
- · Dedicated to the OS
- · Other areas are available for the user

Memories can be under OS supervision and the user should access them in accordance with this manual and possible requirements resulting from hardware construction of the module and OS implementation.

Illegal modification of dedicated memory locations can cause system crash.

There are several header files (with the .H extension) delivered with IQRF examples and tutorials. They are intended for C compiler to provide easy and seamless linking the OS with the user program. Of course, these text files could serve to user's survey concerning memories – but the user should nowise modify them. (The 16F886.h is based on standard file made by the C compiler manufacturer that is why they contain some IQRF irrelevant information to spare.)

User's own definitions should be placed to extra user header files. Names of user variables must not collide with names predefined in delivered header files.

Refer to Appendix 1 - RAM and EEPROM maps.

Program memory (Flash)

The user can use this as a program memory only. The program remains stored there even after power off. Overwriting is not unlimited, number of erase/write cycles is about 100 000 typically.

User program can be uploaded into the TR module using appropriate IQRF development kits, e.g. CK-USB-04 and IQRF IDE servicing program [9]. Codes in standard .HEX format or encrypted codes in the .IQRF format can be uploaded.

- OS and plug-ins occupy the memory from 0x0000 to 0x1BFF
- Remaining area 0x1C00 0x1FFF (1024 machine instructions) is available for user program .

User program should begin from address 0x1c00. It is automatically arranged by the IQRF header files.

Data memory (RAM)

RAM data is fully under supervision of running program and is lost after power off.

Individual RAM parts:

- dedicated to the microcontroller and its peripherals (PIC special function registers SFRs). Direct using is mostly restricted, e.g. the application need not use registers INDF, EECON1, EECON2, EEADR, PIR2, PIE1 and PIE2. In doubt, refer to IQRF support by the manufacturer [6].
- dedicated to OS:
 - IQRF **communication** (RF and SPI) is packet oriented therefore buffer servicing is supported. There are four basic buffers primarily dedicated to communication and block operation:
 - bufferRF (0x110 0x14F), 64B for RF communication
 - **bufferCOM** (0xA0 0xC8), 41 B for serial communication (especially SPI). Use 35 B (0xA0 0xC2) only, the others are reserved for OS and future compatibility.
 - bufferINFO (0x20 0x42), 35B for OS and user block operations

These communication buffers are especially intended for transferred data but can be used according user's need in specific cases as well. There are specialized OS functions for comfortable buffer to buffer data copying.

- bufferAUX (0x1C0 0x1DF), 32 B auxiliary buffer, to store bufferINFO temporarily to make it free for other operations.
- buffer networkInfo (22B) is an area dedicated to network system information.
- system variables. Some of them (toutRF, userStatus etc.) can be directly accessed by the user.
- OS work variables (not documented, the user need not modify them).
- Area (0x190 0x1B7) is available for the user (40 B). It is located in the RAM bank 3. Selection of bank 3 is automatically arranged by the IQRF header files. Additionally, two userRegx registers (0x1F0 and 0x1F1) are available in area shared for all banks. If needed, refer to the PIC datasheets [8] for information about RAM banking.

See Appendix (RAM map).

For block access special OS functions are intended instead of access via FSR and INDF registers which is restricted due to security reasons. Indexes of arrays are not allowed to be variables. (A[1]=0 is allowed, A[i]=0 is restricted due to using FSR by the C compiler). See IQRF OS Reference Guide [1].



Data memory (EEPROM)

EEPROM data remains stored even after power off. Overwriting is not unlimited, number of erase/write cycles is 100 000 min., (typically 1 000 000). EEPROM is especially intended for configuration parameters and data.

Individual EEPROM parts:

- User data: 160B from 0x00 to 0x9F (Nodes only). This area is not user available for Coordinators.
- Application data: 32 B from 0xA0 to 0xBF (Nodes as well as Coordinators). The user can use this area for his particular needs (especially intended for configuration and similar purposes). It is accessible for reading via the appINFO() function in a comfortable way. The factory settings string is: "Hello everybody. IQRF is here!"
- **Dedicated to OS:** (Node as well as Coordinator)
 Remaining EEPROM area (0xC0 0xFF) is dedicated to OS. It is not accessible by the user.

EEPROM access:

- Values can be specified in application (source) program to be written to EEPROM while the program is uploaded into the microcontroller. EEPROM address range is 0x2100-0x21FF instead of 0x00-0xFF when using cdata and similar C statements (e.g. EEAPPINFO = 0x21A0).
- The microcontroller can read/write data from/to EEPROM under user program control while the application is running using general OS functions for accessing EEPROM (eeWriteByte, ...). Short addresses (0x00-0xFF) are used in this case. Access via EEADR and EEADTA registers is restricted due to security. See IQRF OS Reference Guide [1].

The user should avoid exceeding the number of erase/write cycles allowed. Note that also some other OS functions (bond, bondRequest, ...) write to EEPROM as well.

Identification

Module data

Every IQRF module contains information about itself. This is accessible via the moduleInfo() function storing data to the bufferINFO in the following format:

address in bufferInfo	7	6	5	4	3	2	1	0
magning	00	huild	DIC tupo	OC version	Coordinator / Node	se	erial numb	er
meaning	03	build	PIC type	OS version	N	/lodule ID		

Coordinator / Node: reserved for future OS versions (set to 1 in this OS version). Coordinator / Node is SW selectable in IQRF this OS version.

0: Node

1: Coordinator

OS version:

upper nibble (4 b): major version lower nibble (4 b): minor version

PIC type:

3: PIC16F886

OS build: for the manufacturer only. Differences among various builds has no influence to functionality from the user's point of view.

Example (all in hexadecimal):

Meaning: Coordinator, Module ID = 0100101C, IQRF OS version 3.00, PIC16F886, build # 0x1139.

Module ID is displayed by the IQRF IDE development environment.

Application data

It is a 32 B block in EEPROM (area 0xA0 - 0xBF) dedicated to the user application. It is possible to read data from it directly to the bufferINFO very effectively by a single instruction (appINFO()) only. This area is intended for arbitrary information concerning user application but is especially useful for repeatedly employed (often permanent) data such an identification information to be compared after receiving (with the compareBufferINFO2RF() function).

Refer to memory maps in Appendix as well.



Control

Operation modes

The TR modules can work in three modes:

- **Programming:** The user program or OS plug-in can be uploaded to the TR (including EEPROM content). This mode is available using the appropriate IQRF development kit and IQRF IDE development environment. See application note AN003 [11].
- Run: The TR module executes operation programmed by the user.
- **Debug:** Execution is stopped and data can be downloaded from the microcontroller and displayed by the IQRF IDE. This mode is fully under control of user program and interactive handling in IQRF IDE.

Real time

OS provides an efficient support for real time applications. It has a generator of time intervals running on background and appropriate functions. Basic interval (elementary OS time interval for timing on background – a "tick") is 10 ms. Specified number of ticks serve for timing of appropriate processes (delays, LED blinking, communication timeout checks, ...) and also enables to create a user timebase. Tick is derived from internal RC oscillator.

- Capture is another efficient timing tool. It is an independent resettable timer (16-bit counter of ticks) freely running on background. It is suitable especially for working with long periods (up to 655s).
- OS provides functions also for waiting on foreground.
- Short time intervals for timing on foreground can be derived also from instruction timing. The PIC16F886 is clocked with internal 8MHz RC oscillator. Thus, instruction cycle is 500ns (1 µs for some instructions) see PIC datasheets [8].

Some OS functions (especially RFRXpacket and several delays) share the same internal timers that is why these functions should not be used at the same time. Refer to the IQRF OS Reference guide [1], side effects.

Note that time precision of TR modules depends on precision of internal RC oscillator – see PIC datasheets [8]. Microcontrollers are individually calibrated by the manufacturer but despite of this fact the precision and stability are less than for a crystal oscillators. The precision is sufficient for asynchronous communication (UART) with reasonable speed, for clock and calendar functions another suitable method should be used. To increase precision for operations based on ticks, tick duration is calibrated to crystal precision automatically after reset and should be also done by the user (from time to time, in case of temperature or supply voltage change etc.) This is useful especially for IQMESH timing. See the calibrateTimer() function in the IQRF OS Reference guide [1].

Watchdog

To increase the reliability, the OS uses hardware watchdog of the microcontroller. It is a continuously running independent timer with a programmable overflow period. It should be used that never overflow during correct operation. It is accomplished via the clrwdt() instruction always executed in time, i.e. before the watchdog overflows. (This function is implemented not in OS but it is the PIC machine instruction supported with the C compiler). If an overflow occurs it is regarded as a program execution failure (especially due to an error in algorithm in application program) and the microcontroller responds with reset. If the failure is not a permanent one, it can lead to system recovering. The watchdog can run even in the Sleep mode (see below). Overflow in Sleep results in wake-up and continuing execution but not in the PIC reset.

The watchdog can be enabled/disabled in SW. Overflow period is user selectable (even while the program is running) from 1 ms to 268 ms. Setup registers are WDTCON (WDTPSx and SWDTEN bits) and OPTION (PS0, PS1 and PS2 bits, remaining bits including PSA must be left unchanged by the user) – see PIC datasheets [8]. Default timeout period is about 4s. Watchdog can be disabled by SWDTEN=0 and reenabled by SWDTEN=1.

TR module Sleep

Complete TR module (including the RF circuitry, microcontroller and temperature sensor) can be set in the standby (Sleep) mode. In this case almost no operation is executed but the power consumption is minimized.

Transition to the Sleep mode:

The Sleep mode is initiated in software using the <code>iqrfSleep()</code> function in appropriate location in the source program. Then all TR hardware resources controlled by the OS are automatically suspended: activity of the TR module including the RF circuitry, temperature sensor, microcontroller as well as its peripherals (stopping of timers, disconnecting of internal pull-ups, ...).

Before switching to the Sleep mode:

• Power consumption should be minimized even for hardware resources of TR controlled by the user (PIC pins, possible PIC internal peripherals) and possible external peripherals connected. It must be done in user program. See the TR [7]



and PIC [8] datasheets.

- The microcontroller should be configured for subsequent wake-up on pin change (if required):
 - Wake-up on pin change is under user's control, default disabled.
 - To enable, the sequence GIE = 0; RBIE = 1; iqrfSleep(); RBIF = 0; is required.

Returning to the operating mode (wake-up):

- after watchdog overflow (if enabled)
- after pin change on some pins (depending on the TR type, typically the C5 pin), when configured as inputs (if enabled)
- after power-off/on

Tip: wake-up types can be identified via the -TO and -PD status flags - see Reset below.

After the wake-up the microcontroller continues with execution the command following the Sleep function.

The user can use Sleep and wake-up without any restriction due to OS, all related microcontroller possibilities can be employed – see PIC datasheets [8].

Tip: sleep period can be setup via the watchdog timeout period.

Typical sleep power consumption ~2 µA can be reached with all peripherals off – see the TR datasheets [7].

RF Sleep

RF circuitry can be set in power saving standby mode while the microcontroller continues running using the setRFsleep() function. 0.6 mA typ. is saved. RF response is prolonged for 2 ms typ., 7 ms max. due to wake-up. Wake-up can be caused by RFRXpacket(), RFTXpacket(), checkRF(x) or getSupplyVoltage().

RX chain

After RF transmission is finished RF chains are automatically disabled. In the Stay in RX mode the RX chain remains enabled for faster response to following checkRF, RFRXpacket or RFTXpacket.

Other PIC peripherals

There are PIC HW resources (I²C, UART, ...) not supported with the OS but accessible directly via PIC special function registers. Refer to datasheet of the microcontroller [8].

Reset

The following reset types available:

- **Power-on reset**: Utilizes HW filter to eliminate improper power-up rising and spikes to some extent. A lot of applications need no external reset circuitry.
- · Watchdog reset: After WDT time-out.
- **Brown-out reset:** If power supply falls below given level for given time the reset is invoked. This option is disabled but can be enabled by the manufacturer on request. Then it is possible to have it enabled during operation and disabled in Sleep.

Reset can also be invoked by SW via the reset () function. It is the watchdog reset type.

To identify reset type four status flags are available in the userReg0 just after boot:

bit	7	6	5	4	3	2	1	0
Status flag				-TO	-PD		-POR	-BOR

- -TO Watchdog time-out flag
 - -TO = 0 after reset execution, WDT overflow or reset () function.
 - -TO = 1 after power-up, clrwdt or iqrfSleep
- -PD Power-down flag
 - -PD = 0 after iqrfSleep
 - -PD = 1 after power-up or clrwdt
- -POR Power-on reset flag
 - -POR = 0 after power-on reset (must be set in software then)
 - -POR = 1 no power-on reset occurred
- -BOR Brown-out reset flag
 - -BOR = 0 after Brown-out reset (must be set in software then)
 - -BOR = 1 no Brown-out reset occurred

Refer to the PIC datasheet [8], (STATUS and PCON registers) for details.





Content of RAM registers after resets is strictly defined (set / cleared / not affected / unknown). It partly depends on reset type. Refer to datasheet of the microcontroller [8]. Additionally, OS clears the user memory area and keeps the userStatus register unchanged after reset ().

Tip: userStatus can be used to help to debug unexpected resets in user programs.

Temperature measurement

Temperature is measured by the on-board sensor using internal A/D converter of the microcontroller (TR-52B only). See E08-TEMPERATURE example [10] and IQRF OS Reference guide [1].

Battery check

See getsupplyVoltage() in IQRF OS Reference guide [1].

LED indication

Two on-board LEDs (red and green) can be served by the set of specialized functions running on OS background.

Debug

The IQRF platform provides user with an efficient debugging tool. To enjoy its powerful capabilities, the following configuration should be used: The transceiver module plugged e.g. into the CK-USB-04 development kit connected to PC via USB with the IQRF IDE development environment [9].

Debug is directly supported by the OS with the <code>debug()</code> function. This can be included in user program wherever you need to stop program executing and evaluate variables, EEPROM content or RAM registers. After uploading user program into the transceiver module the application is running until the <code>debug()</code> function is encountered. Then the program stops, the module is switched to the debug mode and data is downloaded and displayed on the screen.

The module stays in debug mode till the user wishes. Then the application program can continue execution until another debug() function is encountered and so on. To identify individual debug breakpoints the W register can be used. See IQRF IDE Help and E06-RAM example [10] for details.

SPI

Standard serial 4-wire bus running in OS background. See separate User's guide, Implementation in IQRF TR modules [5].



RF

RF overview

OS functions allow powerful and user-friendly control of RF communication. From the user's point of view it means working primarily with memory and buffers (R/W operations with RF communication buffer). IQRF OS automatically provides all needed services including full protocol impementation:

- at transmission level: HW setup, coding for transmission, timeouts, ...
- at packet level: preamble, consistency checking, coding, ...
- at network level: routing, including information about the network and device, filtering, discovery, ...

Supported modes:

- **Peer-to-peer**: Two or more peer-to-peer devices, without a network Coordinator. Packets are available for all devices in range and completely managed by the user program. Number of devices is unlimited. Keep PIN=0 (see below) in this mode. This is the default mode.
- IQMESH: Topology with one Coordinator mastering the network and up to 65 000 end devices (Nodes) and up to 239 devices in routing structure (backbone) with full network support. This mode is defined by setting the most significant bit (_NTWF) of the PIN register to 1. Nodes must be assigned (bonded) to the Coordinator's network. Peer-to-peer ("non-networking") packets are also allowed in IQMESH.

Memory locations and registers related either to Peer-to-peer or IQMESH:

bufferRF[64] Buffer for RF routines (data to be sent by RFTXpacket or received by RFRXpacket), 64B

PIN Packet information. See below.

Packet addresse (specify before transmitting)

TX

Original packet sender (set by OS during receiving)

DLEN Packet length (number of relevant bytes in bufferRF), 0-64 (specify before transmitting, set by


OS after receiving)

toutRF Timeout for packet receiving (1-255) in number of 10 ms ticks or for LP and XLP modes in cycles

(RFIC On-Off periods). Default value is 50 (500 ms in STD mode).

IQMESH network and its individual devices can be configured very flexibly. IQMESH as well as peer-to-peer packets can be sent and received depending on setup of respective devices. Nodes can be assigned to groups. Individual and broadcast packets (for all network members) are supported and user addressing is allowed. IQMESH protocol has been defined as a light and portable to inexpensive microcontrollers with limited resources. One or two byte addressing is chosen.

Every IQRF device can simultaneously work in two independent networks. This OS version supports two networks for every device, working as a Coordinator in one network and as a Node in second network. It allows chaining networks up to unlimited number of devices and easy data sharing. Nonnetworking packets and packets coming from the other network can be filtered. Background routing is fully suppported. Each Node can provide background routing service for network packets or can be programed as a dedicated router. Both Coordinator and Node can be realized by a more complex device, a Gateway, providing an interface between IQMESH and other standards.



Although IQMESH is very flexible and supports high variability and dynamic changes in configuration (including changes in topology), it is primarily intended for more or less static systems. Devices are included in/excluded from the network by the bonding/unbonding procedure which should be considered to be an installation process by its nature. The Coordinator is not intended to be switched dynamically from device to device in a network. The Coordinator should manage RF communication in the whole network. Nodes are allowed to communicate anytime but it can be recommended just in special cases. In typical applications the Coordinator always initiates any communication. All IQMESH communication is coded. The coding differs from network to network beeing readable in given network only. In addition to "user" packets, IQMESH uses also system packets with auxiliary information (e.g. for bonding, routing etc.). Such system packets are completely transparent from the user's point of view.

Basic network information about current setup of given device (network identification, device number, current network, topology, ...) provides the getNetworkParams() function.



RF networking

IQMESH packet transmission is supported by a lot of additional sophisticated features. The communication is possible even between nodes out of RF range each other – using "hops" via other nodes in range (routing). In addition to the normal operation, every IQMESH device (TR module, gateway, ...) can work also as a router on background. IQMESH can additionally contain specialized plug-and-play routers.

Packets for Peer-to-peer communication consists of three block - PAH (packet header), DATA and CRC, while IQMESH packets consists of four blocks - PAH, NTWINFO (networking information), DATA and CRC. Every block has its own consistency check mechanism (CRCs) to achieve high reliability.

PIN	DLEN	CRCH	Networking info	CRCN	User data	CRCD	CRCS
	PAH		NTWINFO)	DATA		CRC

PAH

Packet header, 3 bytes long block, carries basic information about a packet, such as data length and flags (whether the packet is intended for peer-to-peer or IQMESH, indication of system communication, routing, direct peripheral addressing, encryption and acknowledgment request).

PIN

bit	7	6	5	4	3	2	1	0
	_NTWF	_ACKF	_ROUTEF	_CRYPTF	_MPRWF	_SYSPF	_TIMEF	_AUXF

NTWF:

NTWF = 0 Peer-to-peer mode NTWF = 1 IQMESH mode

ACKF:

Acknowledge request (specify request to the packet before TX, accomplish request after RX). Handling with this flag and all acknowledge processing is fully up to the user (OS just transfers this flag without any consequences).

ROUTEF (for IQMESH mode only):

ROUTEF = 0 Routing not required for outgoing packets.

ROUTEF = 1 Routing required for outgoing packets, routing registers RTDT0-3 must be defined.

CRYPTF: Crypting requested. Reserved for future use.

MPRWF (intended only for special applications supporting direct access to peripherals and services):

MPRWF = 0 Module peripheral read/write not active

MPRWF = 1 Module peripheral read/write active. MPRW0-2 is added to NTWINFO by OS.

SYSPF: Dedicated to OS, not intended for users.

TIMEF: Dedicated to OS, not intended for users.

AUXF: Reserved for future use.

NTWINFO (applies for IQMESH mode only)

Networking information block with variable length based on PIN flags. Just five bytes (RX to PID) are mandatory (present in every IQMESH packet), the others depend on actual situation. For example, Star topology does not need routing information. Setting ROUTEF = 0 will make a packet without routing, while after setting ROUTEF = 1 six bytes describing the routing are expected to be added to the NTWINFO. This mechanism provides a way to fit various application needs. NTWINFO registers are set by the sender and are passed to all recipients via the packet. Thus, the recipient know which hop is actually in question and how long it is to wait before possible forwarding.

RX	TX		PID	RT0TX	RTDEF	RTDT0-3	MPRW0-2	
----	----	--	-----	-------	-------	---------	---------	--

RX Address of the device the packet is intended to in current network:

• 0 Coordinator

• 1 - 239 **Nodes**

240 - 253 Reserved

• 254 Universal address – see bondNewNode ()

255 Broadcast

This must be specified by the user before sending an IQMESH packet.





TX Address of transmitting sender. It is automatically set by OS by RFTXpacket ().

PID Packet identification (can be set by the user, e.g. not to respond twice to the same packet). See example E11-

IQMESH-N [10].

RTOTX For OS only.

RTDEF Routing algorithm.

RTDT0-3 Routing data. See below.

MPRW0-2 Reserved for Direct peripheral access.

User data

Data from/to the bufferRF. The length can vary between 0 and 64 B.

RF transmitting

It is possible to combine sending peer-to-peer and IQMESH packets (depending on the NTWF flag).

- Peer-to-peer: Prepare data to the bufferRF, specify data length (DLEN = ...) and simply send the packet via the RFTXpacket (). All receivers obtain the data and DLEN only.
- IQMESH: To send IQMESH packets, an appropriate setup (Coordinator/Node selection etc.) should be done and the Node should be bonded to a network. Sending itself is similar to Peer-to-peer but the receiver address (and possible routing information) must be specified. Other networking information is added to the packet by OS automatically.

If bidirectional communication, PIN and DLEN should be updated before every transmitting followed after any reception.

Packets can be sent in several modes in dependency on receiver mode.

See the IQRF OS Reference guide [1] (RFTXpacket ()) and examples E01-TX, E03-TR and E09-LINK [10].

RF receiving

The RFRXpacket() function attempts to receive a packet and returns control to application after successful reception or after the timeout. Timeout during packet receiving terminates the reception except of the Wait packet end option is enabled. The user has full control on timing as the timeout can be set in ticks (\sim 10ms in STD RX mode or in cycles \sim 40 ms in LP RX or \sim 600 ms in XLP RX) prior to the RFRXpacket() function call (toutRF = ...).

Result (the RFRXpacket() return value) depends on the conditions (filtering, current network, RX mode, packet type, addresse etc.).

To achieve desired noise immunity, programmable signal strength filtering is applied in LP, XLP and SSF RX modes (see below). Incoming signal with lower level than one of four predefined values is ignored. Relative RF range is shortened due to this filtration.

After successful reception respective values are valid: received data in bufferRF, data length (DLEN) and possibly all other networking information.

To achive ultra low power consumption, the following RX modes are available:

- · STD: standard
- LP (low power): receiving combined with standby mode. Incomming packets should be detected by RFRXpacket() (utilizing signal strength filtering) but not by checkRF(x).
- XLP (extra low power): receiving combined with deep standby mode. Incomming packets should be detected by RFRXpacket() (utilizing signal strength filtering) but not by checkRF(x).
- RFIM (RF Immunity Mode): RFRXpacket() is prematurely terminated if RF signal falls below predefined level specified in the sefRFmode(x) function, bits FF. This should be used with checkRF() only: if checkRF() ...

See the IQRF OS Reference guide [1] , RFRXpacket () and examples E02-RX, E03-TR and E09-LINK [10].

Filtering

In case of chaining networks it can be selected whether packets should be received from both networks (including peer-to-peer packets) or from the current network only. If filtering is off current network is automatically switched to the network the packet was received from.

Addressing

There are 3 types of addresses – see below (Routing, Addressing overview):

- · Logical address: created by bonding.
- User address: created by setUserAddress(x).
- Virtual routing number, VRN: created by Discovery. For OS only. The user need not take care about VRNs at all.



Routing

Routing allows sending packets to addressees out of the sender's range using "hops" via devices which are in range each other. This IQRF OS supports up to 239 routing devices for a packet. Routing is separated from addressing and is transparent from th user's point of view. There are several routing algorithms specified in the RTDEF register according to network topology. Packet is routed via devices in specified order (routing vector) in defined time slots with specified period each. Retransmitting passes in reverse order. OS ensures that the packet is ignored by all devices except of the addresse and the devices specified in the routing vector.

For effective IQMESH the topology (placement of devices with respect to the range) should be designed in a redundant way - every device should have sufficient number of devices in range. Routing algorithm should be specified with respect to reliability and speed requirements. Due to time slots the efficiency should considerably depend on the order in the routing vector as well. The Addressee does not route the packet except of a broadcast one.

Thus, routing allows higher range, lower RF output power, more ways to deliver packets, higher noise immunity, resistance against failures and dropouts (self-healing) and flexibility with respect to dynamic changes in range among individual devices (moving of persons, obstacles or devices themselves) which results in better throughput and reliability.

Routing can be enabled or disabled for individual nodes. Routed packets can be received whenever the RFRXpacket () is active in routing device but they can be retransmitted in respective time slots only.

Discovery

Nodes can be placed according to their addresses (with respect to fixed routing vector 1, 2, 3, ...) or in a random order. But the random order requires Discovery when internal routing backbone is created and routing paths are found automatically.

Discovery assorts Nodes to zones (groups of Nodes which can be reached by the same number of hops from the Coordinator). Number of zones can be limited by the user.

During Discovery the answeSystemPacket() function must run in a loop in every Node to be discovered. It is recommended to run Discovery with stronger filter then it is planned for common communication (lower RF power on the Coordinator side or stronger RSSI filter on the Node side – see example E11-IQMESH-N [10]). Nodes answer with the same output power (possible restoration is up to the user). Number of discovered nodes can be less than number of bonded nodes. Discovery results also depends on the setRoutingOff() function in Nodes.

After changes influencing the range (changes in topology, addressing, device placement, obstacles, permanent failure of a router etc.) the Discovery should be reinvoked.

Routing is possible under all following conditions:

- The routing device is bonded to respective network
- The packet was sent by the original sender with routing requirement (ROUTEF = 1)
- The RFRXpacket () function is active in the routing device when the packet to be routed is sent.
- The ROUTEF flag relates to outgoing packets and has no influence to routing incoming packets at all.

Dedicated router for STD packets doing nothing but background routing can be realized very simply by a neverending loop:

```
setNodeMode();
while (1)
{
   RFRXpacket();
   clrwdt();
}
```

It assumed this device has already been bonded. Due to power consumption it is recommended to supply such a router from mains adapter. Battery operated routers should use the LP or XLP receive modes.

Every application has usually very different requirements. For example, a typical Smart House application can be realized with 4 hops and there is a need for fast response, while collecting data from power meters usually needs a network supporting much more hops but the latency is allowed. Thus, IQMESH specification supports various routing algorithms.

IQMESH allows up to 65 000 devices in single network but only 239 of them are allowed to route. All algorithms works with the following parameters:

- RTDT0: number of hops per packet (0 239). 0 means direct delivery (without routing), e.g. 2 means 3 packets sent. It should be set according to topology (e.g. number of bonded Nodes in case of chain MESH). RTDT0 is decremented in each hop.
- RTDT1: time slot duration (in ticks). It should be longer than the transmit time for given packet. It depends on number of user data to be sent, PIN, DLEN, RF mode and RF speed. It can be approximately evaluated (in ticks) for 19.2 kb/s:
 - STD: (1 or 2) + 1 for every 24 B of user data



- LP: (5 or 6) + 1 for every 24 B of user data
- XLP: 120
- RTDT2: DID (Discovered ID) identification of Discovery. Not set by the user.
- RTDT3: Upper byte of user address if user addressing is used.


If number of hops = number of bonded nodes the routing is very robust (flooding). But even flooding is no assurance that the packet is successfully routed (overdue if unsuitable order of Nodes).

Routed packet is delivered in frame = time slot length x number of hops and should be answered not before the frame is elapsed. Time starts from the packet sent by the Coordinator (the first slot is dedicated to the Coordinator).

Routing algorithms

• SFM (Static Full MESH)


Up to 240 devices in a network is allowed. Routing vector is fixed (1, 2, ..., 239), logical addresses are used for addressing (RX = logical address). Broadcast address is 0xFF. Bonding can be done before placement, addresses must be known and devices must be placed with respect to topology (adresses should increase with the distance from the Coordinator). Discovery is no use.



Example: Selecting RTDT0=4 (4+1 hops) and RTDT1=5 (50 ms time slot) is analogic to the only routing algorithm in OS v2.xx.

DFM (Discovered Full MESH)

Up to 240 devices in a network is allowed. Random placement is allowed and addresses need not be known for routing purpose but Discovery has to be performed after placement and bonding. Routing uses renumbered addresses (VRN, Virtual Routing Numbers) as a result of the Discovery process which creates a routing backbone with up to 240 devices devided to zones (based on minimal number of hops to individual Nodes). VRNs increase with the distance from the Coordinator (virtual routing backbone), are intended for OS only, the user need not take care about it. After a change in topology Discovery should be repeated. DFM is analogic to SFM but VRNs are used for routing instead of logical addresses. User addressing is completely the same (RX = logical address). Broadcast address is 0xFF.



- 1 9: logical addresses, 1 9: VRNs, Z1 Z4: zones.
- DOM (Discovered Optimized MESH): DOM is a special case of DFM. It is quite the same but number of hops is optimized (reduced) by the <code>optimizeHops()</code> function. It sets the <code>RTDTO</code> (number of hops) according to Discovery results to VRN of addressed Node to speed up the transmission at the cost of reduced redundancy.

• DFM2B (Discovered Full MESH, 2 B)

The same as DFM but up to 65 000 devices and virtual routing backbone with up to 239 Nodes in a network is allowed. 2 B user addressing must be used based on setUserAddress(x). Adressing: RTDT3 = high byte, RX = low byte. Broadcast address is 0xFFFF. Groups can be created by assigning the same addresses to more Nodes. optimizeHops() is not intended for DFM2B. See IQRF OS Reference guide [1], bondNewNode() and setUserAddress() for details.

• **Tree:** Just one router in every zone is used. It is the fastest way to return packets back to the Coordinator but without a redundancy at all. It works for packets from Nodes to the Coordinator only. *Not fully implemented and tested yet.*

Tip: Routing algorithms can be mixed each other. Thus, the user can use faster algorithm first and then more redundant one(s) for not responding Nodes only.

Addressing overview

Routing algorithm	RTDEF	Address range	Addressing by	Addressing	Broadcast address
Not implemented	0x00	_	_	_	_
SFM	0x01	1 to 239	logical address	RX =	0xFF
DFM	0x02	1 to 239	logical address	RX =	0xFF
DFM2B	0x42	1 to 65 000	user address	RTDT3 = high byte RX = low byte	0xFFFF
Tree	0x08	1 to 239	logical address	RX =	0xFF



Bonding

Devices are bonded to an IQMESH network when they are assigned to given Coordinator. Bonding is a mutual relationship between Coordinator and Node. Coordinator assigns a number (1 to 239) to the Node which can serve as device address. This short (1 B) address is used within the network. Individual network is identified via the unique four byte Module ID of the Coordinator - see Identification. This long ID is used outside the network.

Bonding is based on Node request (bondRequest()) confirmed by the Coordinator (bondNewNode()) via exchanging RF system packets. RF power is not limited by OS during bonding. To avoid possible influence on other modules, bonding can be performed on minimal distance with RF power lowered by the user.

The following bonding information is written in system EEPROMs (but they are not intended for direct user access):

- · Coordinator:
 - Bit array. Individual flags = 1 if respective Node is bonded on Coordinator side
- Node:
 - Node number: short (1 B) device address
 - Network identification (4 B)
 - Flag if the Node is bonded on Node side

Address assigned by bonding can be specified by the user. If omitted, default is number of bonded nodes + 1. Thus, bondNewNode (0) is suitable for the initial bonding without discontinuities due to possible previous unbondings only.

The user can check results and make arbitrary changes in bonding at any time. There is a set of OS functions dedicated to bonding and related operations (access results, unbonding, rebonding etc). But once the Node is bonded and respective records are written to EEPROMs on both sides, Coordinator as well as Node starts keeping its own bonding information independently and no subsequent changes in bonding are carried over to opposite side via RF automatically arranged by OS.

In short, only bondRequest and bondNewNode exchange RF system packets between Coordinator and Node. All subsequent changes in bonding by either Coordinator or Node are written to EEPROM just on one side. For example, removeBondedNode(), rebondNode() and clearAllBonds() operate with the Coordinator bit array only and removeBond operates with the Node flag only. If synchronization between Coordinator and Node after changes is needed it must be done by the application program. Static systems that suit IQRF best have moderate requirements for changes in bonding.



Appendix 1 EEPROM map

0.01		40		00		20		
00		40		80	•	C0		
01				81	Coordinator.	C1		
02		42		82	ĭ	C2		
03		43		83	ם	С3		
04		44		84	<u>-</u>	C4		
05		45		85	цĠ	C5		
06		46		86	0	C6		
07		47		87	ပိ	C7		
08		48		88		C8		
09		49		89	for	C9		
0A		4A		8A	44	CA		
0B		4B		8B	Ø	СВ		
_		-		_	use			
0C		4C		8C		CC		
0D		4D		8D	not	CD		
0E		4E		8E	G	CE		
0F		4F		8F	Do	CF		
10		50		90	Д	D0		
11	н	51	н.	91	·	D1		
12	0	52	0	92	1у	D2		
13	a	53	a	93	ď	D3	a11	
14	L.	54	i.	94	U	D4		
15	Ö	55	Ö	95	Je	D5	at	
16	Coordinator	56	Coordinator	_	for Node only.	-		
	ŏ		ŏ	96	Z	D6	use	
17		57	Ö	97	н	D7	ន	
18	for	58	for	98	EO	D8		
19	육	59	Ęς	99		D9	not	
1A		5 A		9A	le	DA	ä	
1в	use	5B	Do not use	9в	Available	DB	Do	
1C	p	5C	Þ	9C	1a	DC	D	
1D	not	5D	4	9D	਼ਜ਼	DD	•	
1E	임	5E	o c	9E	20	DE	Ħ	
1F	- I	5F	-	9F	¥	DF	ŭ	
20	å	60	0	_		E0	system.	
				A0			ิ้ง	
21	only.	61	only.	A1		E1	מ	
22	긭	62	Ę	A2		E2	ğ	
23	g l	63	or	A 3		E3	operating	
24		64		A4		E4	ď	
25	Node	65	Node	A 5		E5	e e	
26	우니	66	8	A6		E6	ď	
27		67		A7		E7		
28	for	68	for	A8		E8	рλ	
29	Ψ̈́	69	Ψ̈́	A9		E9		
2A	w l	6A	Ø	AA		EA	O.	
2B	1	6B	77	_		EB	>	
	ak		ak	AB	32B		Reserved	
2C		6C	1.	AC	m	EC	Ø	
2D	ğ	6D	מ	AD	_	ED	Å	
2E	Available	6E	Available	ΑE	Application,	EE		
2F	·	6F		AF	įс	EF		
30		70		в0	, t	F0		
31		71		В1	Ö	F1		
32		72		В2	Li	F2		
33		73		в3	ď	F3		
34		74		B4	A D	F4		
35		75		B5	.,	F5		
				—				
36		76		В6		F6		
37		77		В7		F7		
38		78		В8		F8		
39		79		В9		F9		
3A		7A		BA		FA		
_		7в		ВВ		FB		
3B		 ,,,						
3B 3C				BC		FC		
3C		7C		BC		 FC		
3C 3D		7C 7D		BD		FD		
3C		7C		—		-		



RAM map (PIC16F886)

Bank 0 Bank 1 Bank 2 Bank 3	IRP	= 0	IRP = 1				
O1 TARO		-	-				
02 PCL	00 Ind. addr.						
03 STATUS	01 IMR0						
04 FSR							
105 PORTA 185 TRISA 105 NOTCON 185 SRCON 187 RAUNCTL 186 TRISB 106 PORTB 186 TRISB 107 CMICON 187 RAUNCTL 187 TRISC 107 CMICON 187 RAUNCTL 188 ANSEL 189 ANSEL 189 ANSEL 189 ANSEL 189 ANSEL 189 ANSEL 180 EDATH 180							
00							
07 PORTC 87 TRISC 107 CM1 CON0 187 BAUDCTL 08							
SS							
0.9 PORTE 8.9 TRISE 10.9 CM2CON1 18.9 ANSELH							
0A PCLATH 8A PCLATH 10A PCLATH 18A PCLATH 0B INTCON 8B INTCON 10B INTCON 18E INTCON 0C PIR1 8C PIE1 10C SEDAT 18C ECCON 0D PIR2 8D PIE2 10D SEADR 18B ECCON2 0F TMR1H 8F OSCCON 10E EEDATH 18E - 0F TMR1H 8F OSCCON 10F SEADRH 18F - 10 TICON 90 OSCTUNE 110 101 191 11 TM2 91 SSPCON2 111 001 190 11 TM2 91 SSPCON2 111 001 191 12 TZCON 92 PR2 112 02 192 13 SSPBUF 93 SSPADD 113 03 193 14 SSPCON 94 SSPSTAT 114 04 194 15 CCPR1L 95 WPUB 115 05 195 16 CCPRLH 96 ICCB 116 06 196 17 CCPICON 97 WRON 117 07 197 18 ROSTA 98 PSPRG 119							
DE INTON							
OC PIR1 8C PIE1 10C EEDAT 18C ECON1 OD PIR2 8D PIE2 10D EEADR 18D ECON2 OF TMR1H 8F OSCON 10F EEDATH 18E — 10 TLON 90 OSCTUNE 110 00 190 — 11 TMR2 91 SSPCON2 111 01 191 — 13 SSPBUF 93 SSPADD 113 03 193 — 14 SSPCON 94 SSPSTAT 114 04 194 — 15 CCPRIL 95 WPUB 115 05 195 — 16 CCPRIL 96 IOCB 116 06 196 — 17 CCPICON 97 VRCON 117 07 197 — 18 RCSTA 98 TMSTA 118 08 198 — 19 TAREG 99 SPBRG 119 09 199 — 1A CCPR2L 9B PMNICON 11B 10 19A — 1C CCP2CON 9D PSTRCON 11D 13 19D — 20 CO AZ 00 AZ 00 120 — 16 1AO —							
OD PIR2							
DE TMRIL SE PCON 10E SEDATH 18E							
OF TMRIH							
10 TICON 90 OSCIUNE 110 00 190 11 TMR2 91 SSPCON2 111 01 191 12 TZCON 92 PR2 112 02 192 13 SSPBUF 93 SSPADD 113 02 193 14 SSPCON 94 SSPSTAT 114 04 194 15 CCPR1L 95 WPUB 115 05 195 16 CCPR1H 96 IOCB 116 06 196 17 CCPICON 97 WRCON 117 07 197 18 RCSTA 98 TXSTA 118 08 198 19 TXREG 99 SFBRG 119 09 199 1A RCREG 9A SPBRGH 11A 10 19A 11B 11 19B 1C CCPR2L 9B WMLCON 11B 11 19B 1C CCPR2L 9B SWMCON 11B 11 19B 1C CCPR2L 9B SWMCON 11B 11 19B 1C CCPR2C 9B SSTRCON 11D 13 19D 1C ADRESH 9E ADRESL 11E 14 19E 15 19F 20 00 A0 00 120 120 16 1A0 121 19C 19C 19C 19C 19C 19C 19C 19C 19C 19							
11 TMR2 91 SSPCON2 111		_					
12 T2CON 92 PR2 112							
13 SSPBUF 93 SSPADD 113 113 114 115 115 115 116 116 116 116 117 118 117 118 117 118 118 118 119 118 119 118 119 118 119 118 119 118 119 118 119 118 119 118 119 119 118 119							
14 SSPCON 94 SSPSTAT 114 15 CCPR1L 95 WPUB 115 16 CCPR1H 96 IOCB 116 17 CCP1CON 97 VRCON 117 18 RCSTA 98 TXSTA 118 08 198 198 19 TXXEG 99 SPBRG 119 09 199 11							
15 CCPR1L 95 WPUB 115 16 CCPR1H 96 IOCB 116 116 117 CCP1CON 97 VRCON 117 118 118 CCP2 98 TXSTA 118 08 198 199 199 118 116 119							
16 CCPRIH 96 IOCB 116 17 CCPICON 97 VRCON 117 18 RCSTA 98 TXSTA 118 19 TXREG 99 SPBRG 119 11A 10 19A 11B 10 19A 11B 11 19B 11 11 11 11 11 11 11 11 11 11 11 11 11							
17 CCP1CON 97 VRCON 117 18 RCSTA 98 TXSTA 118 19 TXREG 99 SPBRG 119 1A RCREG 9A SPBRGH 11A 1B CCP2L 9B PWMICON 11B 1C CCP2L 9C PXMICON 11D 1C CCP2CON 9D PSYRCON 11D 1E ADRESH 9E ADRESL 11E 1F ADCONO 9F ADCON1 11E 20 00 0A 00 00 120 21 01 A1 01 121 22 02 A2 02 122 23 03 A3 03 123 24 04 A4 04 124 25 05 A5 05 125 26 06 A6 06 126 27 07 A7 07 127 28 08 A8 08 128 29 09 A9 09 A9 09 129 2A 10 AA 10 12A 2B 11 AB 11 12B 25 1A9 2C 12 AC 12 1AC 12 1AB 11 1AB 11AB 1							
18 RCSTA 98 TXSTA 118							
19 TXREG 99 SPBRG 119 1A RCREG 9A SPBRGH 11A 1B CCPR2L 9B PMMICON 11B 1C CCPR2H 9C ECCPAS 11C D CCP2CON 9D PSTRCON 11D 1E ADRESH 9E ADRESL 11E 1F ADCONO 9F ADCONI 11F 15 19F 20 00 A0 00 120 21 01 A1 01 121 22 02 A2 02 122 23 03 A3 03 123 24 04 A4 04 124 25 05 A5 05 125 26 06 A6 06 126 27 07 A7 07 127 28 08 A8 08 A8 08 128 29 09 A9 09 129 2A 10 AA 10 1AA 11 12B 2C 0 12 AC 2D 12 AC 2D 12 AC 2D 13 AD 2D 13 AD 2D 13 AD 2D 13 AD 2D 15 AF 15 12F 15 AF 15 AF 15 1							
1A RCRE 9A SPERCH 11A 1B CCPR2L 9B PWMICON 11B 1C CCPR2H 9C ECCPAS 11C 1D CCP2CON 9D PSTRCON 11D 1D ADRESH 9E ADRESL 11E 1F ADCONO 9F ADCONI 11F 20 00 AO 00 12O 21 01 AI 01 12I 22 02 A2 02 122 23 03 A3 03 123 24 04 A4 04 124 25 05 A5 06 A6 27 07 A7 07 127 28 08 A8 08 128 29 09 A9 09 129 2A 10 AA 2B 11 AB 11 12B 2C 12 AC 2D 13 AD 13 12D 2E 14 AE 14 12E 2F 15 AF 15 12F 31 AF 15 12F 32 B 19 B3 20 B4 31 B 21 B5 32 B0 <td></td> <td></td> <td></td> <td></td>							
The CCPR2L							
TC CCP2CON 9D PSTRCON 11D 12D 13 19D 13 19D 14 19E 15 19F 15 19F 15 19F 15 19F 16 1AO 12D 17 1AD 17 1AD 17 1AD 17 1AB 1							
The corporation				-			
TE ADRESH				19D			
TF ADCONO			44=				
20							
21				120			
22							
23							
24							
25 05 A5 06 A6 06 126 07 127 08 A8 09 129 10 AA 11 12B 12 12C 12C 13 14 12E 15 AF 15 12F 15 AF 15 12F 15 16 16 130 17 131 17 181 17 181 17 181 18 12 18 12 18 18 1							
Column							
27				1A6			
28			H				
29 09 A9 10 AA 10 12A 26 1AA 27 1AB 27 1AB 27 1AB 28 1AC 29 1AD 2			<u> </u>				
2A 10 AA 10 12A 26 1AA 2B 11 AB 11 12B 27 1AB 2C 12 AC 12 12C 28 1AC 2D 13 AD 13 12D 29 1AD 2E 14 AE 14 12E 30 1AE 2F 15 AF 15 12F 31 1AF 30 4 16 BO 16 130 32 1BO 31 17 B1 17 131 33 1B1 32 19 B3 19 B3 20 134 36 1B4 35 22 B6 22 B6 22 136 38 1B6 37 38 36 24 B8 25 B9 24 138 40 1B8 39 36 25 B9 25 B9 26 13A 42 1BA 38 B 26 BA 26 BA 27 13B 43 1BB 30 C 28 BC 28 BC 28 13C 44 1BC 30 BE 30 13E 46 1BE							
2B 11 AB 11 12B 27 1AB 2C 12 AC 12 12C 28 1AC 2D 13 AD 13 12D 29 1AD 2E 14 AE 14 12E 30 1AE 2F 15 AF 15 12F 31 1AF 30 16 BO 16 130 32 1BO 31 17 BI 17 131 33 1BI 32 19 B3 18 132 34 1B2 33 19 B3 20 134 36 1B4 35 21 B5 22 136 38 1B6 36 22 B6 22 136 38 1B6 37 38 24 B8 22 136 38 1B6 39 25 B9 26			40=				
2C 12 AC 12 12C 28 1AC 2D 13 AD 13 12D 29 1AD 2E 14 AE 14 12E 30 1AE 2F 15 AF 15 15 12F 31 1AF 30 14 17 B1 17 131 33 1B1 32 19 B3 18 B2 18 132 34 1B2 33 20 B4 20 B4 20 134 36 1B4 35 22 B6 22 B6 22 B6 38 1B6 37 38 24 B8 24 B8 23 137 39 1B7 38 26 BA 24 B8 25 B9 25 139 41 1B9 3A 26 BA 27 BB 26 13A 42 1BA 3B 27 BB 28 BC 28 13C 44 1BC 3D 3B 30 BE 30 BE 30 13E 46 1BE				1AB			
The color of the							
2E 14 AE 14 12E 30 1AE 2F 15 AF 15 12F 31 1AF 30 16 BO 16 130 32 1BO 31 17 B1 17 131 33 1B1 32 18 B2 18 132 34 1B2 33 19 B3 20 B4 21 133 35 1B3 34 20 B4 21 135 37 1B5 36 22 B6 38 1B6 37 24 B8 23 137 39 1B7 38 24 B8 24 138 40 1B8 39 25 139 41 1B9 3A 26 BA 26 13A 42 1BA 3B 26 BA 27 13B 43 1BB 3C 28 BC 28 13C 44 1BC 3D 30 BE 30 13E 46 1BE							
2F 15 AF 15 12F 31 1AF 30 16 BO 16 130 32 1BO 31 17 B1 17 131 33 1B1 32 18 B2 18 132 34 1B2 33 19 B3 20 B4 20 134 36 1B4 35 22 B6 22 136 38 1B6 37 23 B7 24 B8 23 137 39 1B7 38 24 B8 24 138 40 1B8 39 25 B9 25 139 41 1B9 3A 26 BA 26 13A 42 1BA 3B 27 BB 26 13A 42 1BA 3C 28 BC 28 13C 44 1BC 3B	_ =						
30 4 16 B0 16 130 32 180 31 17 B1 17 131 33 1B1 32 18 B2 18 132 34 1B2 33 19 B3 20 B4 20 134 36 1B4 35 21 B5 22 B6 22 135 37 1B5 36 22 B6 22 136 38 1B6 37 23 B7 24 B8 40 1B8 39 25 B9 25 139 41 1B9 3A 26 BA 26 13A 42 1BA 3B 27 BB 27 13B 43 1BB 3C 28 EC 28 13C 44 1BC 3D 29 BD 29 13D 45 1BD 3E 30 BE 30 13E 46 1BE							
31 H 17 B1 17 131 33 1B1 32 18 B2 18 132 34 1B2 33 19 B3 20 B4 20 134 36 1B4 35 22 B6 22 136 38 1B6 37 23 B7 24 1B8 39 1B7 38 24 B8 24 138 40 1B8 39 25 B9 25 139 41 1B9 3A 26 BA 26 13A 42 1BA 3B 27 BB 26 13A 42 1BA 3C 28 BC 28 13C 44 1BC 3D 30 BE 30 13E 46 1BE	(1)			1B0			
32 18 B2 18 132 34 1B2 33 19 B3 19 133 35 1B3 34 20 B4 20 134 36 1B4 35 21 B5 21 135 37 1B5 36 22 B6 22 136 38 1B6 37 23 B7 23 137 39 1B7 38 24 B8 24 138 40 1B8 39 25 B9 25 139 41 1B9 3A 26 BA 26 13A 42 1BA 3B 27 BB 27 13B 43 1BB 3C 28 BC 28 13C 44 1BC 3D 29 BD 29 13D 45 1BD 3E 30 BE 30 13E 46 1BE							
33 19 B3 19 133 35 1B3 34 20 B4 20 134 36 1B4 35 21 B5 21 135 37 1B5 36 22 B6 22 136 38 1B6 37 23 B7 23 137 39 1B7 38 24 B8 24 138 40 1B8 39 25 B9 25 139 41 1B9 3A 26 BA 26 13A 42 1BA 3B 27 BB 27 13B 43 1BB 3C 28 BC 28 13C 44 1BC 3D 29 BD 29 13D 45 1BD 3E 30 BE 30 13E 46 1BE	32 18	B2 ⁽¹⁾		1B2			
35	33 19	B3 19	133 35	1B3			
36 22 B6 22 136 38 1B6 37 23 B7 23 137 39 1B7 38 24 B8 24 138 40 1B8 39 25 B9 25 139 41 1B9 3A 26 BA 26 13A 42 1BA 3B 27 BB 27 13B 43 1BB 3C 28 BC 28 13C 44 1BC 3D 29 BD 29 13D 45 1BD 3E 30 BE 30 13E 46 1BE	34 20	B4 20	134 36	1B4			
37	35 21	B5 21	135 37	1B5			
38 24 B8 24 138 40 1B8 39 25 B9 25 139 41 1B9 3A 26 BA 26 13A 42 1BA 3B 27 BB 27 13B 43 1BB 3C 28 BC 28 13C 44 1BC 3D 29 BD 29 13D 45 1BD 3E 30 BE 30 13E 46 1BE			136 38	1B6			
39			137 39	1B7			
3A 26 BA 26 13A 42 1BA 3B 27 BB 27 13B 43 1BB 3C 28 BC 28 13C 44 1BC 3D 29 BD 29 13D 45 1BD 3E 30 BE 30 13E 46 1BE							
3B 27 BB 27 13B 43 1BB 3C 28 BC 28 13C 44 1BC 3D 29 BD 29 13D 45 1BD 3E 30 BE 30 13E 46 1BE				1B9			
3C 28 BC 28 13C 44 1BC 3D 29 BD 29 13D 45 1BD 3E 30 BE 30 13E 46 1BE							
3D 29 BD 29 13D 45 1BD 3E 30 13E 46 1BE							
3E 30 BE 30 13E 46 1BE				1BC			
3F 31 BF 31 13F 47 1BF		BE 30		1BE			
	3F 31	BF 31	13F 47	1BF			
reserved for PIC HWOS buffers		d for DIO 1 1/4/		l 00 h::#			

	IRP	=	0		IRP =1					
	Bank 0		Bank 1		Ва	ank2			Ba	ınk3
40	32	CO	32	140			48	1C0		00
41	33	C1	33	141			49	1C1		01
42	34	C2	34	142			50	1C2		02
43		C3	35	143			51	1C3		03
44 45		C4 C5	36	144 145			52	1C4		04
46		C6	37	145	널		53 54	1C5 1C6		05
47		C7	38	147	띩		54 55	1C7		06 07
48		C8	40	148	Ę.		56	1C8		08
49		C9	- 10	149	뒴		57	1C9		09
4A		CA		14A	A		58	1CA		10
4B		СВ		14B			59	1CB		11
4C	toutRF	CC		14C			60	1CC		12
4D		CD		14D			61	1CD	×	13
4E		CE		14E			62	1CE	ΑŪ	14
4F		CF		14F			63	1CF) I	15
50		D0		150				1D0	ĘĘ	16
51		D1		151				1D1	μű	17
52		D2		152				1D2	בי	18
53		D3		153		PIN	00	1D3		19
54		D4		154		DLEN	01	1D4		20
55		D5		155		DV	02	1D5		21
56 57		D6 D7		156 157		TX	03	1D6 1D7		22
5 <i>1</i>		D8		158		TX	05	1D7		23 24
59		D8		159			06	1D9		25
5A		DA		15A		PID	07	1DA		26
5B		DB		15B	0	RTOTX	08	1DB		27
5C		DC		15C	a T	RTDEF	09	1DC		28
5D		DD	SPIpacketLength	15D	벟	RTDT0	10	1DD		29
5E		DE		15E	OF	RTDT1	11	1DE		30
5F		DF		15F	Ĭ,	RTDT2	12	1DF		31
60		E0		160	je t	RTDT3	13	1E0		
61		E1		161	н .	MPRW0	14	1E1		
62		E2		162		MPRW1	15	1E2		
63		E3		163		MPRW2	16	1E3		
64		E4		164			17	1E4		
65		E5		165			18	1E5		
66		E6		166			19	1E6		
67		E7		167			20	1E7		
68		E8		168			21	1E8		
69 6A		E9		169 16A				1E9		
6B		EB		16B				1EB		
6C		EC		16C				1EC		
6D		ED		16D						Status
6E		EE		16E						yOffsettTo
	lastRSSI	EF		16F						yOffsetFrom
70	userReg0	F0	userReg0	170	use	rReg0				:Reg0
71	userReg1	F1	userReg1	171	use	rReg1		1F1	user	:Reg1
-	param1	_	param1	_	par				para	
	param2		param2		par	am2			para	ım2
74	param3	F4	param3	174	par	am3		1F4	para	m3
76				176				1 176		
76	param4	F6	param4	176	par	am4		157	para	ım4
77 78		F8		178				1F8		
78 79		F9		179				1F9		
73 7A		FA		17A				1FA		
7B		FB		17B				1FB		
7C		FC		17C				1FC		
7D		FD		17D				1FD		
7E		FE		17E				1FE		
7F		FF		17F				1FF		
	rocorno					or avai				

- reserved for PIC HW - OS buffers - reserved for OS - user available



Appendix 2

868 MHz band channel map

Channel		Bit rate	
	BR1	BR2	BR3
-	1.2 - 19.2	57,6	86,2
0	863.15	equency [M I 863.15	863.15
1	863.25	863.35	863.55
2	863.35	863.55	863.95
3	863.45	863.75	864.35
4	863.55	863.95	864.75
5	863.65	864.15	865.15
6	863.75	864.35	865.55
7	863.85	864.55	865.95
8	863.95	864.75	866.35
9	864.05	864.95	866.75
10	864.15 864.25	865.15 865.35	867.15 867.55
12	864.35	865.55	867.95
13	864.45	865.75	868.35
14	864.55	865.95	868.75
15	864.65	866.15	
16	864.75	866.35	
17	864.85	866.55	1
18	864.95	866.75	
19	865.05	866.95	
20	865.15	867.15	
21	865.25	867.35	
22	865.35	867.55	
23	865.45	867.75	
24 25	865.55 865.65	867.95 868.15	
26	865.75	868.35	
27	865.85	868.55	
28	865.95	868.75	
29	866.05	868.95	
30	866.15		J
31	866.25		
32	866.35		
33	866.45		
34	866.55		
35	866.65		
36 37	866.75 866.85		
	866.95		
38	867.05		
40	867.15		
41	867.25		
42	867.35		
43	867.45		
44	867.55		
45	867.65		
46	867.75		
47	867.85		
48	867.95		
49	868.05		
50 51	868.15 868.25		
51	868.35		
53	868.45		
54	868.55		
55	868.65		
56	868.75		
57	868.85		
58	868.95		
59	869.05		
60	869.15		
61	869.25		

g band	863.000 - 868.000 MHz	duty 0.1%
g1 band	868.000 - 868.600 MHz	duty 1%
g2 band	868.700 - 869.200 MHz	duty 0.1%



916 MHz band channel map

Channel	Bit rate			Channel	el Bit rate		Channel		Bit rate	
	BR1	BR2	BR3	1		BR1	BR2			BR1
	1.2 - 19.2	57.6	86.2	1		1.2 - 19.2	57.6			1.2 - 19.2
	Fred	quency [M	Hz]	1		Frequen	cy [MHz]			Frequency [MHz]
0	900.90	900.90	900.90	1	63	910.35	919.80		126	919.80
1	901.05	901.20	901.50		64	910.50	920.10		127	919.95
2	901.20	901.50	902.10		65	910.65	920.40		128	920.10
3	901.35	901.80	902.70		66	910.80	920.70		129	920.25
4	901.50	902.10	903.30		67	910.95	921.00		130	920.40
5	901.65	902.40	903.90		68	911.10	921.30		131	920.55
6	901.80	902.70	904.50		69		921.60		132	920.70
7	901.95	903.00	905.10		70		921.90		133	920.85
8	902.10	903.30	905.70		71	911.55	922.20		134	921.00
9	902.25	903.60	906.30	-	72	911.70	922.50		135	921.15
10	902.40	903.90	906.90	-	73		922.80		136	921.30
11 12	902.55	904.20	907.50	-	74		923.10		137 138	921.45
13	902.70 902.85	904.50 904.80	908.10	1	75 76		923.40 923.70		139	921.60 921.75
14	902.00	905.10	909.30	-	77	912.30	923.70		140	921.73
15	903.00	905.10	909.90	1	78		924.30		141	922.05
16	903.13	905.70	910.50	-	79		924.60		141	922.20
17	903.45	906.00	911.10	1	80		924.90		143	922.35
18	903.60	906.30	911.70	1	81		925.20		144	922.50
19	903.75	906.60	912.30	1	82		925.50		145	922.65
20	903.90	906.90	912.90	1	83		925.80		146	922.80
21	904.05	907.20	913.50	1	84		926.10		147	922.95
22	904.20	907.50	914.10	1	85		926.40		148	923.10
23	904.35	907.80	914.70	1	86	913.80	926.70		149	923.25
24	904.50	908.10	915.30	1	87	913.95	927.00		150	923.40
25	904.65	908.40	915.90	1	88	914.10	927.30		151	923.55
26	904.80	908.70	916.50		89	914.25	927.60		152	923.70
27	904.95	909.00	917.10		90	914.40	927.90		153	923.85
28	905.10	909.30	917.70		91	914.55	928.20		154	924.00
29	905.25	909.60	918.30		92	914.70	928.50		155	924.15
30	905.40	909.90	918.90		93		928.80		156	924.30
31	905.55	910.20	919.50		94		929.10		157	924.45
32	905.70	910.50	920.10		95				158	924.60
33	905.85	910.80	920.70		96				159	924.75
34	906.00	911.10	921.30	-	97	915.45			160	924.90
35	906.15	911.40	921.90	-	98				161	925.05
36 37	906.30 906.45	911.70 912.00	922.50 923.10	-	99 100				162 163	925.20 925.35
38	906.60	912.30	923.70	1	100				164	925.50
39	906.75	912.60	924.30	1	102				165	925.65
40	906.90	912.90	924.90	1	102				166	925.80
41	907.05	913.20	925.50	1	104				167	925.95
42	907.20	913.50	926.10	1	105				168	926.10
43	907.35	913.80	926.70	1	106				169	926.25
44	907.50	914.10	927.30	1	107				170	926.40
45	907.65	914.40	927.90		108	917.10			171	926.55
46	907.80	914.70	928.50		109	917.25			172	926.70
47	907.95	915.00	929.10		110	917.40			173	926.85
48	908.10	915.30			111				174	927.00
49	908.25	915.60			112				175	927.15
50	908.40	915.90			113				176	927.30
51	908.55	916.20			114				177	927.45
52	908.70	916.50		-	115				178	927.60
53	908.85	916.80		-	116				179	927.75
54	909.00	917.10		-	117				180	927.90
55	909.15	917.40		-	118				181	928.05
56	909.30	917.70		-	119				182	928.20
57 58	909.45	918.00		-	120 121				183 184	928.35
58 59	909.60	918.30 918.60		1	121				184	928.50 928.65
60	909.75	918.60		1	122				185 186	928.65
61	910.05	918.90		-	123				186	928.80
62	910.05	919.20		1	124				188	929.10
62	910.20	919.30		_	125	518.00			108	JZJ. IU



Documentation and Information

- 1 **IQRF** OS Reference guide www.iqrf.org/weben/downloads.php?id=156
- 2 RAM map and EEPROM map, IQRF OS User's guide, Appendix [1]
- 3 IQRF home page www.iqrf.org
- 4 **IQMESH** specification <u>www.igmesh.org/igmesh</u>
- 5 **SPI** specification www.igrf.org/weben/downloads.php?id=85
- 6 **IQRF support** site <u>www.iq-esupport.com</u>
- 7 TR-52B datasheet: www.igrf.org/weben/downloads.php?id=91
 - TR-53B datasheet: http://www.iqrf.org/weben/downloads.phpd?id=163
- 8 PIC16F886 datasheet: www.igrf.org/weben/downloads.php?id=126
- 9 **IQRF IDE:** www.iqrf.org/weben/downloads.php?id=86
- 10 **Basic examples** (included in the StartUp Package): www.igrf.org/weben/downloads.php?id=112
- 11 AN003 IQRF development tools Installation guide: http://www.iqrf.org/weben/downloads.php?id=109

If you need a help or more information please visit IQRF support pages [6] and Submit a Ticket with your request. A lot of information is also available in the IQRF OS User's guide [1] and on the IQRF home page [3].

Document revision

110112 Information aded and precised
101223 Preliminary release, OS v3.00

If you need a help or more information please visit IQRF support pages [6] and Submit a Ticket with your request. A lot of information is also available on the IQRF web site [3].



Sales and Service

Corporate office:

MICRORISC s.r.o., Delnicka 222, 506 01 Jicin, Czech Republic, EU Tel: +420 493 538 125, Fax: +420 493 538 126, www.microrisc.com

Partners and distribution:

please visit www.iqrf.org/partners

Quality management:

ISO 9001: 2000 certified

Trademarks:

The IQRF name and logo are registered trademarks of MICRORISC s.r.o. PIC, SPI, Microchip, RFM and all other trademarks mentioned herein are property of their respective owners.

Legal:

All information contained in this publication is intended through suggestion only and may be superseded by updates without prior notice. No representation or warranty is given and no liability is assumed by MICRORISC s.r.o. with respect to the accuracy or use of such information.

Without written permission it is not allowed to copy or reproduce this information, even partially.

No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

The IQRF products utilize several patents (CZ, EU, US)

Website	www.iqrf.org					
E-mail	sales@iqrf.org					
On-line support	http://iq-esupport.com					

